

Reliability Report

General Information			Locations		
Product Line	U337	Water teb leastion ANC MO /		ANG MO KIO	
Product Description	Combo IC for PFC and ballast control				
Product division	I&PC		Assembly plant location	MUAR	
Package	SO20				
Silicon process technology	BCD OFFLINE		Reliability assessment	Pass	

DOCUMENT HISTORY

Version	Date	Pages	Author	Comment
1.0	6-Apr-18	13	G. Capodici	Original document

Approved by A. Paratore



Table of Contents

		PLICABLE AND REFERENCE DUCUMEN IS	. 3
2	RE	LIABILITY EVALUATION overview	. 4
2	.1	Objectives	4
2	.2	Conclusion	4
3	De	vice Characteristics	. 5
3	.1	Device description	5
	3.1.	1 Pin connection	5
	3.1.	2 Bonding diagram	6
3	.2	Traceability	7
4	Tes	sts results summary	. 8
4	.1	LOTs information	8
4	.2	Test plan and results summary	.9
5	Tes	sts Description & detailed results	10
5 5	<i>Te</i> :	<i>sts Description & detailed results</i> Die oriented tests	<i>10</i> .10
5 5	Te s . 1 5.1.	Sts Description & detailed results Die oriented tests	. 10 . 10 .10
<i>5</i> 5	Tes . 1 5.1. 5.1.	Sts Description & detailed results. Die oriented tests 1 High Temperature Operating Life. 2 High Temperature Reverse Bias	. 10 . 10 . 10 . 10
<i>5</i> 5 5	<i>Te</i> : .1 5.1. 5.1.	Sts Description & detailed results. Die oriented tests 1 High Temperature Operating Life. 2 High Temperature Reverse Bias Package oriented tests	.10 .10 .10 .10
<i>5</i> 5	<i>Tes</i> 5.1. 5.1. 5.1. 5.2.	Sts Description & detailed results. Die oriented tests 1 High Temperature Operating Life. 2 High Temperature Reverse Bias. Package oriented tests 1 Pre-Conditioning.	. 10 . 10 . 10 . 10 . 10 . 11
<i>5</i> 5	<i>Tes</i> 5.1. 5.1. 5.1. 5.2. 5.2.	sts Description & detailed results Die oriented tests	.10 .10 .10 .10 .11 .11
<i>5</i> 5	<i>Te</i> : 5.1. 5.1. 5.2. 5.2. 5.2.	Sts Description & detailed results. Die oriented tests 1 1 1 1 1 1 2 1 1 2 1 1 2 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 2 3 1 2 2 3 2 3 2 <th>.10 .10 .10 .10 .11 .11 .11</th>	.10 .10 .10 .10 .11 .11 .11
<i>5</i> 5	<i>Tes</i> 5.1. 5.1. 5.2. 5.2. 5.2. 5.2.	bis Description & detailed results Die oriented tests 1 1 1 1 2 1 1 Package oriented tests 1 1 Pre-Conditioning. 2 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 2 3 1 2 3 1 2 2 3 2 3 3 4 2 3 3 3 3 3 3 3 3	.10 .10 .10 .11 .11 .11 .11
<i>5</i> 55	<i>Tes</i> 5.1. 5.1. 5.2. 5.2. 5.2. 5.2. 5.2.	bis Description & detailed results Die oriented tests 1 2 1 1 <tr< th=""><th>.10 .10 .10 .11 .11 .11 .11 .11 .12</th></tr<>	.10 .10 .10 .11 .11 .11 .11 .11 .12
<i>5</i> 5 5 5	<i>Tes</i> 5.1. 5.1. 5.2. 5.2. 5.2. 5.2. 5.2. 5.2.	Sts Description & detailed results. Die oriented tests 1 1 High Temperature Operating Life. 2 High Temperature Reverse Bias Package oriented tests 1 Pre-Conditioning. 2 High Temperature Storage. 3 Thermal Cycles 4 Autoclave 5 Temperature Humidity Bias	.10 .10 .10 .11 .11 .11 .11 .11 .12 .13
<i>5</i> 5 5 5	<i>Tes</i> 5.1. 5.1. 5.2. 5.2. 5.2. 5.2. 5.2. 5.2.	bis Description & detailed results. Die oriented tests 1 High Temperature Operating Life. 2 High Temperature Reverse Bias Package oriented tests 1 Pre-Conditioning. 2 High Temperature Storage. 3 Thermal Cycles 4 Autoclave. 5 Temperature Humidity Bias Electrical Characterization Tests.	.10 .10 .10 .11 .11 .11 .11 .12 .13



<u>1</u> APPLICABLE AND REFERENCE DOCUMENTS

Document reference	Short description
AEC-Q100	: Stress test qualification for integrated circuits
0061692	: Reliability tests and criteria for qualifications



2 RELIABILITY EVALUATION OVERVIEW

2.1 Objectives

This report contains the reliability evaluation of U337 device diffused in ANG MO KIO and assembled in SO20 in MUAR in the overall plan of the new SOIC20L IDF L/F project with new BOM qualification.

According to Reliability Qualification Plan, below is the list of the trials performed:

Die Oriented Tests

- High Temperature Operating Life
- High Temperature Reverse Bias

Package Oriented Tests

- Preconditioning
- Temperature Cycling
- Autoclave
- High Temperature Storage Life
- Temperature Humidity Bias

Electrical Characterization

ESD resistance test

2.2 Conclusion

Taking in account the results of the trials performed **the U337 diffused in ANG MO KIO and assembled in SO20 in MUAR** has positively passed reliability evaluation.



<u>3 DEVICE CHARACTERISTICS</u>

3.1 Device description

3.1.1 Pin connection





3.1.2 Bonding diagram





3.2 Traceability

Wafer fab information			
Wafer fab manufacturing location	ANG MO KIO		
Wafer diameter	6 inches		
Wafer thickness	375 μm		
Silicon process technology	BCD Offline		
Die finishing back side	Cr/Ni/Au		
Die size	3170x3025 μm		
Bond pad metallization layers	AlSiCu		
Passivation	SiN		
Metal levels	1		

Assembly Information		
Assembly plant location	MUAR	
Package description	SO20	
Die pad size	3.56x4.2 mm	
Molding compound	EME-G633	
Wires bonding materials/diameters	Au/1mil	
Die attach material	ABP 8302	
Lead solder material	Sn	



4 TESTS RESULTS SUMMARY

4.1 LOTs information

Lot ID #	Silicon Rev.	Package	Assy Plant	Diff. Plant	Comments
1	AB6	SO20W	MUAR	ANG MO KIO	IDF – new BOM
2	AB6	SO20W	MUAR	ANG MO KIO	Standard ver.



4.2 Test plan and results summary

Die Orie	Die Oriented Tests						
Test	Method	Conditions	F	ailure/S	SS	Duration	Nata
			Lot 1	Lot 2	Lot 3	Duration	Note
HTRB	High Temperature Reverse Bias						
		Conditions: Vcc=17V	0/77	0/22	-	1000h	
		Tj=150°C					
HTOL	High Temperature Operating Life						
		Conditions: Vcc=16V	0/77	0/77	-	1000h	
	PC before	Tj=150°C					

Package Oriented Tests							
Test	Method	Conditions		Failure/S	S	_	
			Lot 1	Lot 2	Lot 3	Duration	Note
PC	Pre-Conditioning: N	loisture sensitivity level 3					
		192h 30°C/60% - 3 reflow PBT 260°C	0/210	0/77	-		
THB	Temperature Humidity Bias						
	PC before	Ta=85°C/85%RH	0/77	-	-	1000h	
AC	Autoclave						
	PC before	121°C 2atm	0/77	-	-	96h	
ТС	Temperature Cycling						
	PC before	Temp. range: -65/+150°C	0/77	-	-	500cy	
HTSL	High Temperature S	Storage					
	No bias	Tamb=150°C	0/77	-	-	1000h	

Electrical Characterization Tests							
Test	Method	Conditions		Failure/S	SS		
			Lot 1	Lot 2	Lot 3	Duration	Note
ESD	Electro Static Discharge						
	Human Body Model	+/- 2kV (900V for HV pins)	-	0/3	-		
	Machine Model	+/- 125V (100V for HV pins)	-	0/3	-		
	Charge Device Model	+/- 500V (750V on corner pins)	0/3	0/3	-		
LU	Latch-Up						
	Over-voltage and	Tamb=85°C	-	0/6	-		
	Current Injection	Jedec78					



5 TESTS DESCRIPTION & DETAILED RESULTS

5.1 Die oriented tests

5.1.1 High Temperature Operating Life

This test is performed like application conditions in order to check electromigration phenomena, gate oxide weakness and other design/manufacturing defects put in evidence by internal power dissipation.

The flow chart is the following:

- Initial testing @ Ta=25°C
- Check at 168 and 500hrs @ Ta=25°C
- Final Testing (1000 hr.) @ Ta=25°C

5.1.2 High Temperature Reverse Bias

This test is performed to evaluate die problems related with chip stability, layout structure, surface contamination and oxide faults.

The flow chart is the following:

- Initial testing @ Ta=25°C
- Check @ 168 and 500hrs @ Ta=25°C
- Final Testing @ 1000hrs @ Ta=25°C



5.2 Package oriented tests

5.2.1 Pre-Conditioning

The device is submitted to a typical temperature profile used for surface mounting, after a controlled moisture absorption.

The scope is to verify that the surface mounting stress does not impact on the subsequent reliability performance. The typical failure modes are "pop corn" effect and delamination.

5.2.2 High Temperature Storage

The device is stored in unbiased condition at the max. temperature allowed by the package materials, sometimes higher than the max. operative temperature.

The scope is to investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress-voiding

5.2.3 Thermal Cycles

The purpose of this test is to evaluate the thermo mechanical behavior under moderate thermal gradient stress. Test flow chart is the following:

- Initial testing @ Ta=25°C.
- Readout @ 200 cycles.
- Final Testing @ 500 cycles @ Ta=25°C.

TEST CONDITIONS:

- Ta= -65°C to +150°C(air)
- 15 min. at temperature extremes
- 1 min. transfer time

5.2.4 Autoclave

The purpose of this test is to point out critical water entry path with consequent corrosion phenomena related to chemical contamination and package hermeticity. Test flow chart is the following:

- Initial testing @ Ta=25°C.
- Final Testing (96hrs) @ Ta=25°C.

TEST CONDITIONS:

- P=2.08 atm
- Ta=121°C
- test time= 96 hrs

5.2.5 Temperature Humidity Bias

The test is addressed to put in evidence problems of the die-package compatibility related to phenomena activated in wet conditions such as electro-chemical corrosion.

The device is stressed in static configuration approaching some field status like power down. Temperature, Humidity and Bias are applied to the device in the following environmental conditions => Ta=85°C / RH=85%. Input pins to Low / High Voltage (alternate) to maximize voltage contrast. Test Duration 1000 h.

The flow chart is the following:

- Initial testing @ Ta=25°C
- Check @ 168 and 500hrs
- Final Testing (1000 hr.) @ Ta=25°C



5.3 Electrical Characterization Tests

5.3.1 Latch-up

This test is intended to verify the presence of bulk parasitic effects inducing latch-up. The device is submitted to a direct current forced/sinked into the input/output pins. Removing the direct current no change in the supply current must be observed.

Stress applied:

condition	NEG. INJECTION	POS. INJECTION	OVERVOLTAGE
IN low	-100mA	Inom+100mA	1.5 x VDD or MSV or AMR,
			whichever is less
IN high	-100mA	Inom+100mA	1.5 x VDD or MSV or AMR,
			whichever is less

5.3.2 E.S.D.

This test is performed to verify adequate pin protection to electrostatic discharges. The flow chart is the following:

- Initial testing @ Ta=25°C
- ESD discharging @ Ta=25°C
- Final Testing @ Ta=25°C

TEST CONDITIONS:

0	Human Body Model	JEDEC STANDARD JESD22-A114 CDF-AEC-Q100-002
0	Machine Model	JEDEC STANDARD EIA/JESD-A115 CDF-AEC-Q100-003
0	Charge Device Model	ANSI/ESDA/JEDEC JS002 CDF-AEC-Q100-011



Reliability Qualification Report

ST Muar PowerSO 20 Genealogy creation for product with PowerSO-20/30 and New BOM Assessment

General Information		
Product Line XUR15AJ6		
Product Code	I6Z7*UR15AJ6	
Product From	L6205D-3LF/	
Product Description	DMOS DUAL FULL BRIDGE DRIVER (motor control applications)	
Package Technology SO 20 .30 TO JEDEC MS-013		

Locations		
Wafer Fab Location	AM6F - Singapore 6"	
Assembly Plant Location	MU1A ST MUAR - MALAYSIA	
Testing Plant	MU1T ST MUAR - MALAYSIA	
Reliability Assessment	QA REL LAB ST MUAR - MALAYSIA	

Issued By: Mohd Ibrahim GHAZALI

Approved By: Francesco VENTURA

Report Ref: RR150118UR15NEWBOM Date: 15th JANUARY 2018



TABLE OF CONTENTS

1	APPLICABLE AND REFERENCE DOCUMENTS	Page: 3
2	TEST GLOSSARY	Page: 3
3	RELIABILITY EVALUATION OVERVIEW	
	3.1 OBJECTIVES	Page: 4
	3.2 CONCLUSIONS	Page: 4
4	DEVICE CHARACTERISTICS	
	4.1 DEVICE DESCRIPTIONS	
	4.1.1 PIN CONNECTIONS	Page: 5
	4.1.2 BONDING DIAGRAM	Page: 6
	4.2 TRACEABILITY	Page: 7
5	TEST RESULTS SUMMARY	
	5.1 LOT INFORMATION	Page: 8
	5.2 ELECTRICAL TEST RESULTS	Page: 8
	5.3 SAM ANALYSIS RESULTS	Page: 9
	5.3.1 SAM IMAGES @ TIME-0 & AFTER MSL3 (3IR)	Page: 9
6	TESTS DESCRIPTION	
	6.1 DIE AND PACKAGE TESTS DESCRIPTION	Page: 10



1 APPLICABLE AND REFERENCE DOCUMENTS

Document Reference	Short Description
150 0100	
AEC-Q100	Stress test qualification for integrated circuits
SOP 2.6.11	Project management for product development
SOP 2.6.19	Front-end technology platform development & qualification
SOP 2.6.2	Internals change management
SOP 2.6.7	Product maturity level
SOP 2.6.9	Package and process maturity management in Back End
SOP 2.7.5	Automotive products definition and status
0061692	Reliability tests and criteria for product qualification
8160601	Internal reliability evaluation report template
8161393	General specification for product development
7512807	Delamination analysis for plastic packages in reliability

2 TEST GLOSSARY

TEST NAME	DESCRIPTION
PC (JL3)	Preconditioning (Solder Simulation)
тс	Temperature Cycling
AC or PPT	Autoclave or Pressure Pot Test
HTSL	High Temperature Storage Life



RELIABILITY EVALUATION OVERVIEW

3.1 Objectives

This report contains the reliability evaluation of UR15 device diffused in ANG MO KIO and assembled in SO20 in MUAR in the overall plan of the new SOIC20L IDF L/F project with new BOM qualification.

The main objective for this trial is to convert existing BOM to the new BOM . For the reliability assessment evaluation the following stress test were carried out:

- Preconditioning JL3 (3X Reflow)
- Thermal Cycle Test (TCT)
- Autoclave / Pressure Pot Test (PPT)
- High Temperature Storage Life (HTSL)

3.2 Conclusions

All reliability tests have been completed with positive results. Package oriented test and destructive physical analysis (SAM) also have not put in evidence any criticality to package robustness.

Report Ref: RR150118UR15NEWBOM Date: 15th JANUARY 2018



DEVICE CHARACTERISTICS

4.1 Device Description

4.1.1 Pin Connection



Report Ref: RR150118UR15NEWBOM Date: 15th JANUARY 2018 DEVICE CHARACTERISTICS Page: 05 / 10



4.1.2 Bonding Diagram



Report Ref: RR150118UR15NEWBOM Date: 15th JANUARY 2018 Page: 06 / 10

4.2 Traceability



Wafer Fab Information		
Wafer fab manufacturing location	AM6F - Singapore 6"	
Wafer diameter	6 inch	
Wafer thickness	375 +/-25 UM	
Silicon process technology	BCD3S	
Die finishing back side	CHROMIUM /NICKEL / GOLD	
Die finishing front side	USG-PSG-SiON-PIX	
Die Size	3570,4550 UM	
Bond pad metallization layers	AlSiCu	
Passivation	SiN	
No of Metal Layer	3	

Assembly Information			
Assembly plant location	MU1A ST MUAR - MALAYSIA		
Package description	SO 20 .30 TO JEDEC		
Molding compound	EME-G633CA		
Wire bonding materials/diameters	Au 1.5mils		
Die attach material	ABP8302		
Lead frame material	FRAME SO 20L 200x230		
Lead solder material	Sn		

Final Testing Information			
Electrical testing location Plant MU1T ST MUAR - MALAYSIA			
Tester	A565		

Report Ref: RR150118UR15NEWBOM

Date: 15th JANUARY 2018

5. TEST RESULTS SUMMARY



5.1 Lot Information

Lot #	Diffusion Lot	Lot Details / Trace Code	Assy Lot Id	Testing Lot Id
1	V6648J3T	997150Q705 (NEW BOM)	997150Q705	997150Q705

5.2 Test Plan and Results Summary (Electrical Test)

	Reliability Test Status					
No	Test	Dress	Condition (Mothed	Change	Fails/SS	Netes
NO	Name	Frec.	Condition/ Method	Steps	Lot 1	Notes
1	PC (JL3)		Bake 24hrs @ 125°C Soak 192hrs @ 30°C/60%RH Reflow Profile = J-STD-020D (Peak Tmax = 260°C)	Final	0 / 350	Pass
	то		Test Conditions =	500cyc	0 / 77	Pass
2	2 1C Yes -65°C / +150°C	-65°C / +150°C	1000cyc	0/77	Pass	
3	AC	Vos	Test Conditions =	96hrs	0 / 77	Pass
.		163	Ta = 121°C / 2 ATM	168hrs	0 / 77	Pass
4			Test Conditions =	500hrs	0 / 77	Pass
4 113	HISL	140	(without Bias)	1000hrs	0 / 77	Pass

NOTES

All units electrically tested good after each reliability test readout.

Report Ref: RR150118UR15NEWBOM

Date: 15th JANUARY 2018

5.3 Test Plan and Results Summary (SAM Analysis)

Page: 08 / 10



	Reliability Test Status					
No	Test	Dura	Condition (Mothed	Otomo	Fails/SS	Netes
NO	Name	Flec.	Condition/ Method	Steps	Lot 1	Notes
1	PC (JL3)		Bake 24hrs @ 125°C Soak 192hrs @ 30°C/60%RH Reflow Profile = J-STD-020D (Peak Tmax = 260°C)	Final	0 / 40	No Delam
2	то	Yes	Yes Test Conditions = -65°C / +150°C	500сус	0 / 20	No Delam
				1000cyc	0 / 20	No Delam
2	Test Conditions =	96hrs	0 / 20	No Delam		
3	AC	C les	Ta = 121°C / 2 ATM 160	168hrs	0 / 20	No Delam
4 1	HTSL		Test Conditions =	500hrs	0 / 20	No Delam
		HISL	NU	(without Bias)	1000hrs	0 / 20

NOTES

No any delamination issue on Die Attach Material (DAM) & also on Die / Molding Compound (Die Top).

5.3.1 SAM IMAGES

Time-0 (Before Preconditioning)

After Preconditioning (MSL3 & 3X Reflow)

が構成が構成が構成が構成が構成が構成が構成が構成で構成が構成

Report Ref: RR150118UR15NEWBOM Date: 15th JANUARY 2018 6. TESTS DESCRIPTION Page: 09 / 10



6.1 Package tests description

TEST NAME	DESCRIPTION	PURPOSE
PC (JL3) Preconditioning MSL3 (solder simulation)	The device is submitted to a typical temperature profile used for surface mounting after storage in a control moisture absorption.	As stand-alone test: to investigate the level of moisture sensitivity. As preconditioning before other reliability tests: to verify that the surface mounting stress does not impact on the subsequent reliability performance. The typical failure modes are "pop-corn" effect and delamination.
TC Temperature Cycling	The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere.	To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are link to metal displacement, dielectric cracking, molding compound delamination, wire bonds failure, die crack.
AC or PPT Autoclave / Pressure Pot Test	The device is stored in saturated steam, at fixed and controlled conditions of pressure and temperature	To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity. To point out critical water entry paths with consequent electrochemical and galvanic corrosion.
HTSL High Temperature Storage Life	The device is stored in unbiased condition at the max temperature allowed by the package materials, sometimes higher than the max operative temperature.	To investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress-voiding